




## INTRODUCTION TO COMPUTERS II

# REDUCED ARCHITECTURE RISC-V

<code>lw rd, imm<sub>12b</sub>(rs1)</code>	$rd \leftarrow \text{Mem}[rs1 + \text{sExt}(imm)]$	I-type
<code>sw rs2, imm<sub>12b</sub>(rs1)</code>	$\text{Mem}[rs1 + \text{sExt}(imm_{12b})] \leftarrow rs2$	S-type
<code>add rd, rs1, rs2</code>	$rd \leftarrow rs1 + rs2$	R-type
<code>sub rd, rs1, rs2</code>	$rd \leftarrow rs1 - rs2$	R-type
<code>and rd, rs1, rs2</code>	$rd \leftarrow rs1 \& rs2$	R-type
<code>or rd, rs1, rs2</code>	$rd \leftarrow rs1   rs2$	R-type
<code>slt rd, rs1, rs2</code>	$rd \leftarrow \text{if}(rs1 <_s rs2) \text{ then } (1) \text{ else } (0)$	R-type
<code>addi rd, rs1, imm<sub>12b</sub></code>	$rd \leftarrow rs1 + \text{sExt}(imm)$	I-type
<code>andi rd, rs1, imm<sub>12b</sub></code>	$rd \leftarrow rs1 \& \text{sExt}(imm)$	I-type
<code>ori rd, rs1, imm<sub>12b</sub></code>	$rd \leftarrow rs1   \text{sExt}(imm)$	I-type
<code>slti rd, rs1, imm<sub>12b</sub></code>	$rd \leftarrow \text{if}(rs1 <_s \text{sExt}(imm)) \text{ then } (1) \text{ else } (0)$	I-type
<code>beq rs1, rs2, imm<sub>13b</sub></code>	$PC \leftarrow \text{if}(rs1 = rs2) \text{ then } (PC + \text{sExt}(imm_{12:1} \ll 1)) \text{ else } (PC+4)$	B-type
<code>jal rd, imm<sub>21b</sub></code>	$PC \leftarrow PC + \text{sExt}(imm_{20:1} \ll 1), rd \leftarrow PC+4$	J-type



Instruction	Type	funct7 bits 31:25	funct3 bits 14:12	op bits 6:0
<code>lw</code>	I	–	010	0000011
<code>sw</code>	S	–	010	0100011
<code>add</code>	R	0000000	000	0110011
<code>sub</code>	R	0100000	000	
<code>slt</code>	R	0000000	010	
<code>or</code>	R	0000000	110	
<code>and</code>	R	0000000	111	
<code>addi</code>	I	–	000	0010011
<code>slti</code>	I	–	010	
<code>ori</code>	I	–	110	
<code>andi</code>	I	–	111	
<code>beq</code>	B	–	000	1100011
<code>jal</code>	J	–	–	1101111