



ALUop	op ₅	funct7 ₅	funct3	ALUctr
00 ^(sumar)	X	X	XXX	000 ^(A + B)
01 ^(restar)	X	X	XXX	001 ^(A - B)
10 ^(operar)	0	X	000 ^(addi)	000 ^(A + B)
10 ^(operar)	1	0	000 ^(add)	000 ^(A + B)
10 ^(operar)	1	1	000 ^(sub)	001 ^(A - B)
10 ^(operar)	X	X	010 ^(slt/slti)	101 ^(A < B)
10 ^(operar)	X	X	110 ^(or/ori)	011 ^(A B)
10 ^(operar)	X	X	111 ^(and/andi)	010 ^(A & B)



Op	ImmSrc
0000011 ^(lw)	00 ^(tipo-I)
0100011 ^(sw)	01 ^(tipo-S)
0010011 ^(tipo-I)	00 ^(tipo-I)
0110011 ^(tipo-R)	-
1100011 ^(beq)	10 ^(tipo-B)
1101111 ^(jal)	11 ^(tipo-J)





Función de transición de estados

estado	op	estado'
S0	XXXXXXXX	S1
S1	0X00011 (lw/sw)	S2
S1	0010011 (tipo-I)	S8
S1	0110011 (tipo-R)	S6
S1	1101111 (jal)	S9
S1	1100011 (beq)	S10
S2	0000011 (lw)	S3
S2	0100011 (sw)	S5
S3	XXXXXXXX	S4
S4	XXXXXXXX	S0
S5	XXXXXXXX	S0
S6	XXXXXXXX	S7
S7	XXXXXXXX	S0
S8	XXXXXXXX	S7
S9	XXXXXXXX	S7
S10	XXXXXXXX	S0

Función de salida

estado	Branch	PCupdate	AddrSrc	MemWr	OldPCwr	IRwr	MDRwr	BRwr	Awr	Bwr	ALUsrcA	ALUsrcB	ALUop	ALUoutWr	ResSrc
S0	0	1	0	0	1	1	0	0	0	0	00	10	00	0	10
S1	0	0	-	0	0	0	0	0	1	1	01	01	00	1	-
S2	0	0	-	0	0	0	0	0	0	0	10	01	00	1	-
S3	0	0	1	0	0	0	1	0	0	0	-	-	-	0	00
S4	0	0	-	0	0	0	0	1	0	0	-	-	-	0	01
S5	0	0	1	1	0	0	0	0	0	0	-	-	-	0	00
S6	0	0	-	0	0	0	0	0	0	0	10	00	10	1	-
S7	0	0	-	0	0	0	0	1	0	0	-	-	-	0	00
S8	0	0	-	0	0	0	0	0	0	0	10	01	10	1	-
S9	0	1	-	0	0	0	0	0	0	0	01	10	00	1	00
S10	1	0	-	0	0	0	0	0	0	0	10	00	01	0	00