




FUNDAMENTOS DE COMPUTADORES II

RISC-V DE ARQUITECTURA REDUCIDA

lw rd, imm_{12b}(rs1)	$rd \leftarrow \text{Mem}[rs1 + \text{sExt}(imm)]$	tipo-I
sw rs2, imm_{12b}(rs1)	$\text{Mem}[rs1 + \text{sExt}(imm_{12b})] \leftarrow rs2$	tipo-S
add rd, rs1, rs2	$rd \leftarrow rs1 + rs2$	tipo-R
sub rd, rs1, rs2	$rd \leftarrow rs1 - rs2$	tipo-R
and rd, rs1, rs2	$rd \leftarrow rs1 \& rs2$	tipo-R
or rd, rs1, rs2	$rd \leftarrow rs1 rs2$	tipo-R
slt rd, rs1, rs2	$rd \leftarrow \text{if}(rs1 <_s rs2) \text{ then } (1) \text{ else } (0)$	tipo-R
addi rd, rs1, imm_{12b}	$rd \leftarrow rs1 + \text{sExt}(imm)$	tipo-I
andi rd, rs1, imm_{12b}	$rd \leftarrow rs1 \& \text{sExt}(imm)$	tipo-I
ori rd, rs1, imm_{12b}	$rd \leftarrow rs1 \text{sExt}(imm)$	tipo-I
slti rd, rs1, imm_{12b}	$rd \leftarrow \text{if}(rs1 <_s \text{sExt}(imm)) \text{ then } (1) \text{ else } (0)$	tipo-I
beq rs1, rs2, imm_{13b}	$PC \leftarrow \text{if}(rs1 = rs2) \text{ then } (PC + \text{sExt}(imm_{12:1} \ll 1)) \text{ else } (PC+4)$	tipo-B
jal rd, imm_{21b}	$PC \leftarrow PC + \text{sExt}(imm_{20:1} \ll 1), rd \leftarrow PC+4$	tipo-J



Instrucción	Tipo	funct7 bits 31:25	funct3 bits 14:12	op bits 6:0
lw	I	–	010	0000011
sw	S	–	010	0100011
add	R	0000000	000	0110011
sub	R	0100000	000	
slt	R	0000000	010	
or	R	0000000	110	
and	R	0000000	111	
addi	I	–	000	0010011
slti	I	–	010	
ori	I	–	110	
andi	I	–	111	
beq	B	–	000	1100011
jal	J	–	–	1101111