



Module 5:

Single-cycle processor design

Introduction to computers II

José Manuel Mendías Cuadros

*Dpto. Arquitectura de Computadores y Automática
Universidad Complutense de Madrid*



Outline



- ✓ Introduction.
- ✓ Reduced architecture RISC-V.
- ✓ Data path design.
- ✓ Controller design.



- ✓ Technology.

These slides are based on:

- S.L. Harris and D. Harris. *Digital Design and Computer Architecture. RISC-V Edition.*
- D.A. Patterson and J.L. Hennessy. *Computer Organization and Design. RISC-V Edition.*



Introduction

- The most reliable method to know the performance of a computer is to measure the time that a program takes to execute.
 - The faster the program execution, the higher the performance.
- Given an architecture, the execution time of a program mainly depends on:
 - Number of instructions of the program. 
 - Number of cycles that each instruction needs. 
 - Cycle time (clock frequency).
- Usually, the number of cycles and the cycle time are inverse magnitudes:
 - **Single-cycle processor**: 1 cycle per instruction, with long cycle time.
 - **Multicycle processor**: several cycles per instruction, with short cycle time.



Introduction



- In order to **design a processor**, **algorithm design techniques** are used, where the **specification** of the circuit is its **architecture**.
- The processor is formed by 2 elements:
 - **Data path**: performs operations and stores results.
 - At least, it has to include as many **storage elements** as **defined in the architecture** (visible to programmers).
 - It has to include the **functional elements** that are needed to **perform all the operations** of the instruction set.
 - **Controller**: sequences the transfers between registers that are defined for each instruction in the set.
- Depending on the chosen **design strategy**, we will have:
 - **Single-cycle processors**: **all transfers** between registers that happen in an instruction are performed **in a single clock cycle**.
 - **Multicycle processors**: **all transfers** between registers that happen in an instruction are distributed **among several consecutive clock cycles**.



Introduction



- Processors are designed according to the global clock (rising) **edge synchronous timing model**:
 - The clock arrives at all the flip-flops of the system, and all them **change their state simultaneously at the (rising) clock edge**.
 - The new **values propagate through the combinational networks** until they get at the flip-flop inputs.
 - This process repeats in each clock cycle.
 - The **clock cycle time must be long enough** so that all combinational systems can reach their **steady state**.





Reduced architecture RISC-V

Instruction set (i)

- A microarchitecture will be designed, able to execute a **subset** of the RISC-V32 instruction set (which operates with 32-bit data only).
- **Memory access instructions**

<code>lw rd, imm_{12b}(rs1)</code>	$rd \leftarrow \text{Mem}[rs1 + \text{sExt}(\text{imm})]$	I-type
<code>sw rs2, imm_{12b}(rs1)</code>	$\text{Mem}[rs1 + \text{sExt}(\text{imm}_{12b})] \leftarrow rs2$	S-type

- **Arithmetic-logic with both operands in registers**

<code>add rd, rs1, rs2</code>	$rd \leftarrow rs1 + rs2$	R-type
<code>sub rd, rs1, rs2</code>	$rd \leftarrow rs1 - rs2$	R-type
<code>and rd, rs1, rs2</code>	$rd \leftarrow rs1 \& rs2$	R-type
<code>or rd, rs1, rs2</code>	$rd \leftarrow rs1 rs2$	R-type
<code>slt rd, rs1, rs2</code>	$rd \leftarrow \text{if}(rs1 <_s rs2) \text{ then } (1) \text{ else } (0)$	R-type

Reduced architecture RISC-V

Instruction set (ii)



■ Arithmetic-logic with one immediate operand

<code>addi rd, rs1, imm_{12b}</code>	$rd \leftarrow rs1 + sExt(imm)$,	I-type
<code>andi rd, rs1, imm_{12b}</code>	$rd \leftarrow rs1 \& sExt(imm)$	I-type
<code>ori rd, rs1, imm_{12b}</code>	$rd \leftarrow rs1 sExt(imm)$	I-type
<code>slti rd, rs1, imm_{12b}</code>	$rd \leftarrow if (rs1 <_s sExt(imm)) then (1) else (0)$	I-type

■ Conditional branch instructions

<code>beq rs1, rs2, imm_{13b}</code>	$PC \leftarrow if (rs1 = rs2)$ $then (PC + sExt(imm_{12:1} \ll 1)) else (PC+4)$	B-type
--	---	--------

■ Branch to function instruction

<code>jal rd, imm_{21b}</code>	$PC \leftarrow PC + sExt(imm_{20:1} \ll 1), rd \leftarrow PC+4$	J-type
--	---	--------

Reduced architecture RISC-V

Instruction format



- The **instruction formats** and **field encoding** will be the **same** as in the complete architecture.

31	25 24	20 19	15 14	12 11	7 6	0	
funct7	rs2	rs1	funct3	rd	op		<i>R-type</i>
imm _{11:0}		rs1	funct3	rd	op		<i>I-type</i>
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op		<i>S-type</i>
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op		<i>B-type</i>
imm _{20,10:1,11,19:12}				rd	op		<i>J-type</i>



Reduced architecture RISC-V

Instruction format: field encoding

Instruction	Type	funct7 bits 31:25	funct3 bits 14:12	op bits 6:0
lw	I	–	010	0000011
sw	S	–	010	0100011
add	R	0000000	000	0110011
sub	R	0100000	000	
slt	R	0000000	010	
or	R	0000000	110	
and	R	0000000	111	
addi	I	–	000	0010011
slti	I	–	010	
ori	I	–	110	
andi	I	–	111	
beq	B	–	000	1100011
jal	J	–	–	1101111



Data path design

Storage elements (i)


- The **storage elements** are those that are visible to programmers: **Memory, PC** and **32 general purpose registers**.
- The **Memory** will have an **idealized behavior**:
 - Integrated in the processor.
 - Byte-addressable, but able to accept/offer **4 bytes per access**.
 - **Access time** lower than the processor cycle time.
 - Split in two, because **instructions must be read** from memory in the same **clock cycle** in which **data are read/written**.
 - **Instruction memory**: it will behave as a combinational ROM.
 - **Data memory**: it will behave as a large Register File, with double data port for separate input and output.
- The **Program Counter** will be an **array of D flip-flops**:
 - Since instructions are executed in a single cycle, the PC **must be updated in all the cycles** and does not require a signal to control its load.



Data path design

Storage elements (ii)

- The **storage elements** are those that are visible to programmers: **Memory, PC and 32 general purpose registers.**






Data path design

Storage elements (iii)

- The **storage elements** are those that are visible to programmers: **Memory, PC** and **32 general purpose registers**.



- The 32 registers are organized in a **3-port Register File**:
 - In a single-cycle processor, R-type instructions read 2 registers and write 1 register from the Register File **in the same clock cycle**.


`add rd, rs1, rs2` $RF[rd] \leftarrow RF[rs1] + RF[rs2], PC \leftarrow PC+4$



Data path design

Functional elements (i)

- It will have an **ALU** and a **Sign Extension** module, both combinational:
 - The **ALU** will perform **all the arithmetic-logic operations** of the ISA.
 - With a **Z flag**, to perform the equality **condition** of **beq** instructions by means of a **subtraction**.
 - The **Sign Extension** module will build the **32-bit immediate operand** based on the imm fields (with a smaller width) of the instructions.






Data path design

Functional elements (ii)

- It will have an additional adder to increment the PC
 - In a single-cycle processor, the PC is updated with the address of the following instruction in the same clock cycle in which the ALU works.




- It always adds +4 because the Memory is byte-addressable, and all the instructions take 32 bits (4 bytes).



Data path design

Functional elements (iii)

- It will have an additional adder to calculate branch addresses
 - In a single-cycle processor, **beq** instructions operate in the ALU, calculate PC+4 and calculate the branch address in the same clock cycle.






Data path design

Instruction fetch


- The execution of an instruction starts by reading it from memory (fetch).
 - The PC and the Instruction Memory are connected to read the instruction to execute (the one whose address is stored in the PC).






Data path design

lw instruction: reading the base register



$$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$$



- The Instruction Memory and the Register File are connected to read the base address contained in register rs1.




Data path design

lw instruction: calculating the offset



$$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$$




- The Instruction Memory and the Sign Extension module are connected to extend the 12-bit instruction offset to 32 bits.




Data path design

lw instruction: calculating the effective address



$$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$$




- The Register File and the ALU are connected to calculate the effective address




Data path design

lw instruction: reading the operand



$$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$$




- The ALU and the Data Memory are connected to read the data




Data path design

lw instruction: loading the operand



$$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$$




- The Data Memory and the Register File are connected to load the data into the rd register




Data path design

lw instruction: incrementing the PC



$$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC + 4$$




- The PC and the Incrementer are connected to update the PC with the address of the following instruction



Data path design

Data path for **lw** instructions

- This data path can execute **any sequence** of **lw** instructions. It will be expanded in order to execute others.




*This adder is only used to calculate branch addresses in **jal/beq** instructions*




Data path design

Data path for **sw** instructions



$$\text{Mem}[\text{RF}[\text{rs1}] + \text{sExt}(\text{imm})] \leftarrow \text{RF}[\text{rs2}], \text{PC} \leftarrow \text{PC} + 4$$




- Part of this data path **can be reused** to execute **sw** instructions




Data path design

sw instruction: calculating the offset



$$\text{Mem}[\text{RF}[\text{rs1}] + \text{sExt}(\text{imm})] \leftarrow \text{RF}[\text{rs2}], \text{PC} \leftarrow \text{PC} + 4$$



- The connection between the Instruction Memory and the Sign Extension module is expanded because the offset is placed in another position within the instruction.




Data path design

sw instruction: storing the data



$$\text{Mem}[\text{RF}[\text{rs1}] + \text{sExt}(\text{imm})] \leftarrow \text{RF}[\text{rs2}], \text{PC} \leftarrow \text{PC} + 4$$

The rs2 instruction field contains the number of the source register that has the data to be stored in memory




- The Register File and the Data Memory are connected to store the data contained in register rs2 into memory



Data path design

Data path for **lw/sw** instructions

- This data path can execute **any sequence** of **lw** and/or **sw** instructions. It will be further expanded.



*This adder is only used to calculate branch addresses in **jal/beq** instructions*




Data path design

Data path for **addi**-like instructions



$$RF[rd] \leftarrow RF[rs1] \text{ op } sExt(imm), PC \leftarrow PC+4$$




- Part of this data path **can be reused** to execute **addi/andi/ori/slti** instructions




Data path design

addi-like instructions: storing the result



$$RF[rd] \leftarrow RF[rs1] \text{ op } sExt(imm), PC \leftarrow PC+4$$




- A multiplexer is added in order to store the ALU operation result into register rd



Data path design

Data path for **lw/sw/addi** instructions

- This data path can execute any sequence of **lw**, **sw**, and/or **arithmetic-logic with immediate operand** instructions.



This adder is only used to calculate branch addresses in **jal/beq** instructions




Data path design

Data path for **add**-like instructions



$$RF[rd] \leftarrow RF[rs1] \text{ op } RF[rs2], PC \leftarrow PC+4$$




- Part of this data path **can be reused** to execute **add/sub/and/or/slt** instructions




Data path design

addi-like instructions: calculating the operation



$$RF[rd] \leftarrow RF[rs1] \text{ op } RF[rs2], PC \leftarrow PC+4$$




- A **multiplexer is added** in order to reuse the ALU to perform arithmetic-logic operations with 2 registers



Data path design

Data path for **lw/sw/addi/add** instructions

- This data path can execute any sequence of **lw**, **sw**, and/or **arithmetic-logic** instructions.




This adder is only used to calculate branch addresses in **jal/beq** instructions




Data path design

Data path for **beq** instructions



$$PC \leftarrow \text{if} (RF[rs1] = RF[rs2]) \text{ then } (PC + sExt(imm)) \text{ else } (PC+4)$$




- Part of this data path **can be reused** to execute **beq** instructions




Data path design

beq instructions: calculating the branch address



$$PC \leftarrow \text{if} (RF[rs1] = RF[rs2]) \text{ then } (PC + sExt(imm)) \text{ else } (PC+4)$$




- The PC, the Sign Extension module and the Adder are connected to calculate the branch address.




Data path design

beq instructions: updating the PC



$$PC \leftarrow \text{if} (RF[rs1] = RF[rs2]) \text{ then } (PC + sExt(imm)) \text{ else } (PC+4)$$




- A multiplexer is added to be able to load the branch address into the PC



Data path design

Data path for **lw/sw/addi/add/beq** instructions


- This data path can execute any sequence of **lw**, **sw**, arithmetic-logic and/or **conditional branch** instructions.






Data path design

Data path for `jal` instructions



$$PC \leftarrow PC + \text{sExt}(\text{imm}), \text{RF}[\text{rd}] \leftarrow PC+4$$




- Part of this data path **can be reused** to execute `jal` instructions




Data path design

jal instructions: calculating the branch address



$$PC \leftarrow PC + sExt(imm), RF[rd] \leftarrow PC+4$$




- The connection between the Instruction Memory and the Sign Extension module is extended.




Data path design

jal instructions: saving the return address



$$PC \leftarrow PC + sExt(imm), RF[rd] \leftarrow PC+4$$

Allows saving either an operation result, a data read from memory or the return address into the Register File




- The multiplexer is extended to be able to save the return address into rd.



Data path design

Reduced RISC-V data path


- This data path can execute any sequence of instructions of the RISC-V reduced ISA.





Data path design


Control signals





Data path design


Status signals





Data path design


Connection with the controller





Data path design


Connection with the clock and reset





Data path design

Full system






Controller design

Controller structure (i)

- In the **single-cycle processor**, the controller is a **combinational** circuit:
 - It is composed of **4 subcircuits** to facilitate its design:





Controller design

Controller structure (ii)


- In the **single-cycle processor**, the controller is a **combinational** circuit:
 - It is composed of **4 subcircuits** to facilitate its design:

Jump: indicates if it is a *ja1* instruction

Branch: indicates if it is a *beq* instruction

ALUop: indicates the ALU operation:


- **00**: add (*lw/sw* effective address calculation)
- **01**: subtract (*beq* comparison)
- **10**: operation based on the instruction (*I-type / R-type*)
- The *ja1* instruction does not use the ALU





Controller design

Controller structure (iii)






Controller design

Controller design: ALU local DEC

- This circuit indicates what **type of operation** is performed by the ALU.
 - Adapts the instruction operation encoding to the ALU operation encoding



ALUctr	R
000	$\underline{A} + \underline{B}$
001	$\underline{A} - \underline{B}$
010	$\underline{A} \& \underline{B}$
011	$\underline{A} \underline{B}$
101	$\underline{A} < \underline{B}$
others	-

Truth table


ALUop	op ₅	funct7 ₅	funct3	ALUctr
00 ^(add)	X	X	XXX	000 ^(A + B)
01 ^(subtract)	X	X	XXX	001 ^(A - B)
10 ^(operate)	0	X	000 ^(addi)	000 ^(A + B)
10 ^(operate)	1	0	000 ^(add)	000 ^(A + B)
10 ^(operate)	1	1	000 ^(sub)	001 ^(A - B)
10 ^(operate)	X	X	010 ^(slt/slti)	101 ^(A < B)
10 ^(operate)	X	X	110 ^(or/ori)	011 ^(A B)
10 ^(operate)	X	X	111 ^(and/andi)	010 ^(A & B)



Controller design

Controller design: ALU local DEC

- This circuit indicates what **type of operation** is performed by the ALU.
 - Adapts the instruction operation encoding to the ALU operation encoding



Truth table

ALUop	op ₅	func7 ₅	func3	ALUcrt
00 ^(add)	X	X	XXX	000 ^(A + B)
01 ^(subtract)	X	X	XXX	001 ^(A - B)
10 ^(operate)	0	X	000 ^(addi)	000 ^(A + B)
10 ^(operate)	1	0	000 ^(add)	000 ^(A + B)
10 ^(operate)	1	1	000 ^(sub)	001 ^(A - B)
10 ^(operate)	X	X	010 ^(slt/slti)	101 ^(A < B)
10 ^(operate)	X	X	110 ^(or/ori)	011 ^(A B)
10 ^(operate)	X	X	111 ^(and/andi)	010 ^(A & B)




Controller design

Controller design: Sign Extension local DEC

- This circuit indicates what **type of extension** is performed by the Sign Extension module.

ImmSrc	<u>R</u>
00	sExt(<u>X</u>) I-type
01	sExt(<u>X</u>) S-type
10	sExt(<u>X</u>) B-type
11	sExt(<u>X</u>) J-type



Truth table


Op	ImmSrc
0000011 ^(lw)	00 ^(I-type)
0100011 ^(sw)	01 ^(S-type)
0010011 ^(l-type)	00 ^(I-type)
0110011 ^(R-type)	—
1100011 ^(beq)	10 ^(B-type)
1101111 ^(jal)	11 ^(I-type)



Controller design

Controller design: Sign Extension local DEC

- This circuit indicates what **type of extension** is performed by the Sign Extension module.



Truth table


Op	ImmSrc
0000011 ^(lw)	00 ^(I-type)
0100011 ^(sw)	01 ^(S-type)
0010011 ^(l-type)	00 ^(I-type)
0110011 ^(R-type)	—
1100011 ^(beq)	10 ^(B-type)
1101111 ^(jal)	11 ^(I-type)



Controller design

Controller design: main DEC

- This subcircuit rules the **general behavior** of the processor.



Truth table

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 (<i>lw</i>)							
0100011 (<i>sw</i>)							
0010011 (<i>l-type</i>)							
0110011 (<i>R-type</i>)							
1100011 (<i>beq</i>)							
1101111 (<i>jal</i>)							




Controller design

Controller design: main DEC

`lw rd, imm(rs1)`

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 ^(lw)							

$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$






Controller design

Controller design: main DEC

lw rd, imm(rs1)

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 (lw)	0	0					

$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$






Controller design

Controller design: main DEC

lw rd, imm(rs1)

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 ^(lw)	0	0	1			0	

$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$






Controller design

Controller design: main DEC

lw rd, imm(rs1)

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 ^(lw)	0	0	1	1	00 ^(add)	0	00

$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)], PC \leftarrow PC+4$






Controller design

Controller design: main DEC

- This subcircuit rules the **general behavior** of the processor.



Truth table

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 (<i>lw</i>)	0	0	1	1	00 ^(add)	0	00
0100011 (<i>sw</i>)							
0010011 (<i>l-type</i>)							
0110011 (<i>R-type</i>)							
1100011 (<i>beq</i>)							
1101111 (<i>jal</i>)							




Controller design

Controller design: main DEC

sw rs2, imm(rs1)

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0100011 ^(sw)	0	0					

$$\text{Mem}[\text{RF}[\text{rs1}] + \text{sExt}(\text{imm})] \leftarrow \text{RF}[\text{rs2}], \text{PC} \leftarrow \text{PC} + 4$$






Controller design

Controller design: main DEC

sw rs2, imm(rs1)

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0100011 (sw)	0	0	0			1	

$Mem[RF[rs1] + sExt(imm)] \leftarrow RF[rs2], PC \leftarrow PC+4$






Controller design

Controller design: main DEC

`sw rs2, imm(rs1)`

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0100011 ^(sw)	0	0	0	1	00 ^(add)	1	-

$Mem[RF[rs1] + sExt(imm)] \leftarrow RF[rs2], PC \leftarrow PC+4$






Controller design

Controller design: main DEC

- This subcircuit rules the **general behavior** of the processor.



Truth table

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 (^{lw})	0	0	1	1	00 ^(add)	0	00
0100011 (^{sw})	0	0	0	1	00 ^(add)	1	-
0010011 (^{l-type})							
0110011 (^{R-type})							
1100011 (^{beq})							
1101111 (^{jal})							




Controller design

Controller design: main DEC

`addi rd, rs1, imm`

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0010011 (I-type)	0	0	1	1	10 (operate)	0	01

$RF[rd] \leftarrow RF[rs1] \text{ op } sExt(imm), PC \leftarrow PC+4$






Controller design

Controller design: main DEC

add rd, rs1, rs2

op	Branch	Jump	BRwr	ALUsrc	ALUOp	MemWr	ResSrc
0110011 (R-type)	0	0	1	0	10 (operate)	0	01

$RF[rd] \leftarrow RF[rs1] \text{ op } RF[rs2], PC \leftarrow PC+4$






Controller design

Controller design: main DEC

beq rs1,rs2,imm

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
1100011 (beq)	1	0	0	0	01 (subtract)	0	-

$PC \leftarrow \text{if} (RF[rs1] = RF[rs2]) \text{ then } (PC + sExt(imm)) \text{ else } (PC+4)$






Controller design

Controller design: main DEC

jal rd, imm

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
1101111 (jal)	0	1	1	-	-	0	10

$$PC \leftarrow PC + sExt(imm), RF[rd] \leftarrow PC+4$$






Controller design

Controller design: main DEC

- This subcircuit rules the **general behavior** of the processor.



Truth table


op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 (<i>lw</i>)	0	0	1	1	00 ^(add)	0	00
0100011 (<i>sw</i>)	0	0	0	1	00 ^(add)	1	–
0010011 (<i>l-type</i>)	0	0	1	1	10 ^(operate)	0	01
0110011 (<i>R-type</i>)	0	0	1	0	10 ^(operate)	0	01
1100011 (<i>beq</i>)	1	0	0	0	01 ^(subtract)	0	–
1101111 (<i>jal</i>)	0	1	1	–	–	0	10



Controller design

Controller design: main DEC

- This subcircuit rules the general behavior of the processor.



Truth table

op	Branch	Jump	BRwr	ALUsrc	ALUop	MemWr	ResSrc
0000011 (<i>lw</i>)	0	0	1	1	00 ^(add)	0	00
0100011 (<i>sw</i>)	0	0	0	1	00 ^(add)	1	-
0010011 (<i>l-type</i>)	0	0	1	1	10 ^(operate)	0	01
0110011 (<i>R-type</i>)	0	0	1	0	10 ^(operate)	0	01
1100011 (<i>beq</i>)	1	0	0	0	01 ^(subtract)	0	-
1101111 (<i>jal</i>)	0	1	1	-	-	0	10



Single-cycle processor

Simulation (i)

```

...
L7:
0x1000  lw  x6, -4(x9)
0x1004  sw  x6, 8(x9)
0x1008  or  x4, x5, x6
0x100C  beq x4, x4, L7
...


```

```

...
0xFFC4A303
0x0064A423
0x0062E233
0xFE420AE3
...

```

x5	6
x9	0x2004
Mem[0x2000]	10
PC	0x1000





Single-cycle processor


Simulation: 1st cycle

31/10/23 version

module 5:
Single-cycle processor design

FC-2

71




`lw x6, -4(x9)`

$RF[6] \leftarrow Mem[RF[9] + sExt(-4)], PC \leftarrow PC+4$

Single-cycle processor


Simulation: 2nd cycle





Single-cycle processor

Simulation: 4th cycle



beq x4, x4, -12

$PC \leftarrow if (RF[x4] == RF[x4])$
 $then (PC + sExt(-12)) else (PC+4)$



Single-cycle processor

Cost and cycle time (90 nm CMOS)




$$\text{area} = 59181 \mu\text{m}^2$$

$$t_{\text{clk}} = 27.6 \text{ ns}$$

$$f_{\text{clk}} = \frac{1}{t_{\text{clk}}} = \frac{1}{27.6 \cdot 10^{-9}\text{s}} = 36.2 \text{ MHz}$$

register transfer	instr.	critical path
PC ← PC+4	various	9,692 ps
RF[rd] ← Mem[RF[rs1] + sExt(imm)]	lw	27,616 ps
Mem[RF[rs1] + sExt(imm)] ← RF[rs2]	sw	26,661 ps
RF[rd] ← RF[rs1] op sExt(imm)	I-type	19,116 ps
RF[rd] ← RF[rs1] op RF[rs2]	R-type	18,928 ps
PC ← if (RF[rs1] = RF[rs2]) then (PC + sExt(imm)) else (PC+4)	beq	18,547 ps
RF[rd] ← PC+4	jal	10,073 ps
PC ← PC + sExt(imm)		17,033 ps
	max.	27,616 ps




$$t_{\text{exec}} = 4 \times 27.6 \text{ ns} = 110.4 \text{ ns}$$



Single-cycle processor

Conclusions


- The **single-cycle implementation** has some **problems**:
 - The **cycle time** is determined by the **slowest instruction**
 - All the instructions take the same time to execute regardless of its complexity: **time is wasted** in the execution of the faster instructions.
 - In **real ISAs**, there are some **very long instructions**: slow memories, complex arithmetic operations, complex addressing modes...
 - It is not possible to reuse hardware:
 - It requires one ALU and 2 adders, separate instruction and data memories...





- Register File design.
- Memory design.
- ALU design.
- Sign Extension module design.
- Cost calculation.
- Cycle time calculation.


Technology





Register File design

- The Register File contains 32 data registers, each one with 32 bits.




<u>Wd</u>	1 32-bit data input
<u>rd1, rd2</u>	2 32-bit data outputs
<u>Wa</u>	1 5-bit write address input
<u>ra1, ra2</u>	2 5-bit read address inputs
<u>We</u>	1 write enable input
<u>Clk</u>	1 clock input



Register File design




Register x0 (zero) is not an actual register,
but a direct connection to 32 0's



The other 31 registers (x0-x31)
are actual registers




Register File design






Register File design






Register File design






Register File design






Register File design





Memory design



-
- wd 1 32-bit data input
 - rd 1 32-bit data output
 - a 1 32-bit address input
 - we 1 write enable input
 - clk 1 clock input
-

Memory with double data port, byte addressable and with little-endian organization


$2^{32} \times 8$ RAM = $2^{30} \times 32$
 (2^{30} words with 32 bits)



Memory design



Since the reduced architecture only operates with 32-bit data, byte addressing is achieved by getting rid of the 2 least significant bits of the address




In the full architecture, the memory would have an additional signal to indicate the access size (8/16/32 bits), which together with these two bits would be used to determine what modules are read/written

Multimodule implementation

2³⁰ × 32 MEM (4 GiB) byte addressable using 4 2³⁰ × 8 MEM (1 GiB)



ALU design




<u>A</u> , <u>B</u>	2 32-bit data inputs
<u>op</u>	1 operation selector input
<u>R</u>	1 32-bit data output
<u>z</u>	1 zero flag

- The **ALU** is a combination module that performs:
 - The **memory effective address calculation** in **lw/sw** instructions.
 - All **arithmetic-logic operations** in **I-type / R-type** instructions.
 - The **operand comparison** in **beq** instructions.
 - In the **multicycle data path**, it will also be used to **increment the PC** and perform the **branch address calculation** in **beq/jal** instructions.



ALU design



- $\underline{A}, \underline{B}$ 2 32-bit data inputs
- \underline{op} 1 operation selector input
- \underline{R} 1 32-bit data output
- z 1 zero flag

arithmetic operations


op_2	op_1	op_0	\underline{R}
0	0	0	$\underline{A} + \underline{B}$
0	0	1	$\underline{A} - \underline{B}$
1	0	0	—
1	0	1	if ($\underline{A} < \underline{B}$) then 1 else 0

logical operations

op_2	op_1	op_0	\underline{R}
0	1	0	$\underline{A} \& \underline{B}$
0	1	1	$\underline{A} \underline{B}$
1	1	0	—
1	1	1	—



ALU design



arithmetic operations


op_2	op_1	op_0	<u>R</u>
0	0	0	$\underline{A} + \underline{B}$
0	0	1	$\underline{A} - \underline{B}$
1	0	0	—
1	0	1	if ($\underline{A} < \underline{B}$) then 1 else 0

logical operations

op_2	op_1	op_0	<u>R</u>
0	1	0	$\underline{A} \& \underline{B}$
0	1	1	$\underline{A} \underline{B}$
1	1	0	—
1	1	1	—



ALU design



arithmetic operations

op_2	op_1	op_0	\underline{R}
0	0	0	$\underline{A} + \underline{B}$
0	0	1	$\underline{A} - \underline{B}$
1	0	0	-
1	0	1	if ($\underline{A} < \underline{B}$) then 1 else 0



ALU design




arithmetic operations

op ₂	op ₁	op ₀	<u>R</u>
0	0	0	$\underline{A} + \underline{B}$
0	0	1	$\underline{A} - \underline{B}$
1	0	0	–
1	0	1	if ($\underline{A} < \underline{B}$) then 1 else 0


logical operations

op ₂	op ₁	op ₀	<u>R</u>
0	1	0	$\underline{A} \& \underline{B}$
0	1	1	$\underline{A} \underline{B}$
1	1	0	–
1	1	1	–





Sign Extension module design




<u>x</u>	1 32-bit data input (instruction)
<u>op</u>	1 operation selector input
<u>z</u>	1 32-bit data output (immediate operand)

- The Sign Extension module is a combinational module that builds the 32-bit immediate operand based on the information contained in the imm fields of the instruction:
 - For each instruction type, the imm field has a different size and position within the instruction.
 - Therefore, apart from extending the sign, it must reorder the bits and fill with 0 in the case of branch addresses.




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀	
00																						X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀



Sign Extension module design



I-type

S-type


B-type

J-type

<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀	
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀




Sign Extension module design



<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀					
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀						
01																																	X ₁₁	X ₁₀	X ₉	X ₈	X ₇




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01																					X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇



Sign Extension module design



I-type

S-type


B-type

J-type

op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇



Sign Extension module design




I-type
S-type
B-type
J-type

<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀				
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀				
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇				
10																																	X ₁₁	X ₁₀	X ₉	X ₈




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇
10																						X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇
10																					X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	



Sign Extension module design



I-type

S-type


B-type

J-type

<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀	
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	
10																				X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	



Sign Extension module design



I-type

S-type


B-type

J-type

<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀		
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀		
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇		
10																																		
																						X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0



Sign Extension module design



I-type

S-type


B-type

J-type

op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀										
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀										
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇										
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0										
11																																	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁




Sign Extension module design



<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀											
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀											
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇											
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0											
11																																	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11													X ₁₉	X ₁₈	X ₁₇	X ₁₆	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀	
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11												X ₃₁	X ₁₉	X ₁₈	X ₁₇	X ₁₆	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	



Sign Extension module design



I-type

S-type


B-type

J-type

op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀	
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11																					X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	0




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀	
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀	
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0	
11	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₁₉	X ₁₈	X ₁₇	X ₁₆	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	0



Sign Extension module design




<u>x</u>	1 32-bit data input (instruction)
<u>op</u>	1 operation selector input
<u>z</u>	1 32-bit data output (immediate operand)

<u>op</u>	z_{31}	z_{30}	z_{29}	z_{28}	z_{27}	z_{26}	z_{25}	z_{24}	z_{23}	z_{22}	z_{21}	z_{20}	z_{19}	z_{18}	z_{17}	z_{16}	z_{15}	z_{14}	z_{13}	z_{12}	z_{11}	z_{10}	z_9	z_8	z_7	z_6	z_5	z_4	z_3	z_2	z_1	z_0	
00	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{30}	x_{29}	x_{28}	x_{27}	x_{26}	x_{25}	x_{24}	x_{23}	x_{22}	x_{21}	x_{20}	
01	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{30}	x_{29}	x_{28}	x_{27}	x_{26}	x_{25}	x_{11}	x_{10}	x_9	x_8	x_7	
10	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_7	x_{30}	x_{29}	x_{28}	x_{27}	x_{26}	x_{25}	x_{11}	x_{10}	x_9	x_8	0	
11	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{31}	x_{19}	x_{18}	x_{17}	x_{16}	x_{15}	x_{14}	x_{13}	x_{12}	x_{20}	x_{30}	x_{29}	x_{28}	x_{27}	x_{26}	x_{25}	x_{24}	x_{23}	x_{22}	x_{21}	0




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₁₉	X ₁₈	X ₁₇	X ₁₆	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	0




Sign Extension module design



<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₁₉	X ₁₈	X ₁₇	X ₁₆	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	0




Sign Extension module design



<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀	
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀	
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₁₉	X ₁₈	X ₁₇	X ₁₆	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	0	




Sign Extension module design



op	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₁₉	X ₁₈	X ₁₇	X ₁₆	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	0




Sign Extension module design



<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀	
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	0




Sign Extension module design



<u>op</u>	Z ₃₁	Z ₃₀	Z ₂₉	Z ₂₈	Z ₂₇	Z ₂₆	Z ₂₅	Z ₂₄	Z ₂₃	Z ₂₂	Z ₂₁	Z ₂₀	Z ₁₉	Z ₁₈	Z ₁₇	Z ₁₆	Z ₁₅	Z ₁₄	Z ₁₃	Z ₁₂	Z ₁₁	Z ₁₀	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
00	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	X ₂₀	
01	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	
10	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₇	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₁₁	X ₁₀	X ₉	X ₈	0
11	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₃₁	X ₁₉	X ₁₈	X ₁₇	X ₁₆	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₂₀	X ₃₀	X ₂₉	X ₂₈	X ₂₇	X ₂₆	X ₂₅	X ₂₄	X ₂₃	X ₂₂	X ₂₁	0

Sign Extension module design





Cost and cycle time calculation

- The **processor cost** is the **addition of the costs** of each of the components that form it.
 - The **cost of each component** is calculated by adding the **cost of its cells**.
- The **processor cycle time** is the **maximum critical path** of the **register transfers** performed by the processor.
 - The **critical path** of a register transfer is **the data path with the largest delay** among all the paths involved in that transfer.
 - In the **single-cycle processor**, one instruction involving **1 or 2 register transfers** is executed per cycle: the PC update and the specific of each instruction.
- The **same cell library** (90nm CMOS) used in **FC-1** will be utilized for all the calculations.



Cost and cycle time calculation

90 nm CMOS






31/10/23 version




module 5:
Single-cycle processor design

FC-2




120



area: 3,052 μm^2
delay: 8,360 ps



area: 202 μm^2
delay: 460 ps



area: 51,405 μm^2
read delay: 723 ps
write setup: 705 ps
(due to the address DEC)




Cost and cycle time calculation


90 nm CMOS




Idealized behavior: delay comparable to the one of the ALU
(so that it can be read in one clock cycle)



area: -
access time: 8,500 ps



area: -
access time: 8,500 ps



area: $32 \times 32.26 = 1,032 \mu\text{m}^2$
CLK→Q delay: $1 \times 167 = 167 \text{ ps}$
setup: 0 ps



area: $56 \mu\text{m}^2$
delay: 490 ps



area: $65 \mu\text{m}^2$
delay: 451 ps



area: $21 \mu\text{m}^2$
delay: 451 ps



area: $15 \mu\text{m}^2$
delay: 351 ps




Cost calculation

31/10/23 version

module 5:
Single-cycle processor design

FC-2


122





Cycle time calculation

PC increment



7622 ps

PC ← PC+4



Cycle time calculation


PC increment: critical path

31/10/23 version

module 5:
Single-cycle processor design

FC-2

124



9692 ps

PC ← PC+4



Cycle time calculation


lw instruction (i)

31/10/23 version

module 5:
Single-cycle processor design

FC-2

125



27205 ps



Cycle time calculation


lw instruction (ii)

31/10/23 version

module 5:
Single-cycle processor design

FC-2

126



$$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)]$$



Cycle time calculation


lw instruction: critical path

31/10/23 version

module 5:
Single-cycle processor design

FC-2

127



$$RF[rd] \leftarrow Mem[RF[rs1] + sExt(imm)]$$



Cycle time calculation


sw instruction: critical path

31/10/23 version

module 5:
Single-cycle processor design

FC-2

128





Cycle time calculation


addi-like instructions: critical path

31/10/23 version

module 5:
Single-cycle processor design

FC-2

129



$$RF[rd] \leftarrow RF[rs1] \text{ op } sExt(imm)$$



Cycle time calculation


beq instruction: critical path

31/10/23 version

module 5:
Single-cycle processor design

FC-2

131



$PC \leftarrow if (RF[rs1] = RF[rs2])$
 $then (PC + sExt(imm)) else (PC+4)$



Cycle time calculation


jal instruction (return address store): critical path

31/10/23 version

module 5:
Single-cycle processor design

FC-2

132





Cycle time calculation


jal instruction (PC update): critical path

31/10/23 version

module 5:
Single-cycle processor design

FC-2

133



17033 ps

$$PC \leftarrow PC + sExt(imm)$$

About *Creative Commons*



■ CC license (*Creative Commons*)

- This license enables reusers to distribute, remix, adapt, and build upon the material in any medium or format for noncommercial purposes only, and only so long as attribution is given to the creator. If you remix, adapt, or build upon the material, you must license the modified material under identical terms:



Attribution:

Credit must be given to the creator.



Non commercial:

Only noncommercial uses of the work are permitted.



Share alike:

Adaptations must be shared under the same terms.

More information: <https://creativecommons.org/licenses/by-nc-sa/4.0/>