# Module 7: <br> Pipelined processor design Introduction to computers II 

José Manuel Mendías Cuadros
Dpto. Arquitectura de Computadores y Automática
Universidad Complutense de Madrid

## Outline

$\checkmark$ Introduction.
$\checkmark$ Data path design.
$\checkmark$ Controller design.
$\checkmark$ Structural hazards.
$\checkmark$ Data hazards.
$\checkmark$ Control hazards.
$\checkmark$ Comparison: single-cycle vs. multicycle vs. pipelined.
$\checkmark$ Advanced microarchitectures.
$\checkmark$ Technology.
These slides are based on:

- S.L. Harris and D. Harris. Digital Design and Computer Architecture. RISC-V Edition.
- D.A. Patterson and J.L. Hennessy. Computer Organization and Design. RISC-V Edition.


## Introduction

- No modern processor is single-cycle.
- This microarchitecture was only used in the first computers.
- No current processor is multicycle.
- This microarchitecture was used until the late 80s:
- Mainframes: IBM/360, DEC VAX
- Microprocessors: 8088/86 (IBM PC), 68000 (Apple Macintosh), 280 (Spectrum)
- Nowadays, it is only used in low-performance microcontrollers:
- 8051, 68HC11, PIC-16
- Since the 90s, all processors are pipelined.
- Current processors use even more advanced microarchitectures but based on the pipelining concept.


## Introduction

## Pipelining (i)

- At home, it is usual to have a sequential laundry:
- 4 stages with similar duration: wash, dry, iron and store.

- Each appliance is inactive during 75\% of the time.
- 1 load takes 4 units of time.
- 5 loads take $4 \times 5=20$ units of time.
- n loads take $4 \cdot \mathrm{n}$ units of time.


## Introduction

## Pipelining (ii)

- In an industrial laundry, the process is more efficient:
- A new load is started even if the previous one has not finished


$$
\text { Speedup }=\frac{4 \cdot n}{4+(n-1)}
$$

$$
\lim _{n \rightarrow \infty} \frac{4 \cdot n}{4+(n-1)}=4
$$

- Now, appliances are used $100 \%$ of the time.
- 1 load still takes 4 units of time.
- 5 loads now take $4+(5-1)=8$ units of time.
- $n$ loads take $4+(n-1)$ units of time.


## Introduction <br> Pipelining (iii)

- A pipelined processor behaves as in the industrial laundry example, overlapping the execution of several instructions.

| \# cycle <br> instruction 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IF | ID | EX | MEM | WB |  |  |  |  |
| instruction 2 |  | IF | ID | EX | MEM | WB |  |  |  |
| instruction 3 |  |  | IF | ID | EX | MEM | WB |  |  |
| instruction 4 |  |  |  | IF | ID | EX | MEM | WB |  |

- Each cycle, a new instruction is fetched before the previous one has finished.
- Each instruction goes through 5 stages, taking 5 cycles to execute:
- The latency of this processor is 5 cycles.
- The execution time of a program will be much lower because:
- Several instructions are executed simultaneously.
- The cycle time can be shorter (as in the multicycle processor).
- Ideally, CPI = 1 (as in the single-cycle processor).


## Data path design <br> Reduced RISC-V data path (i)

- The data path of the pipelined processor is:
- single-cycle processor data path + pipeline registers



## Data path design <br> Reduced RISC-V data path (ii)

- The data path of the pipelined processor is:
- single-cycle processor data path + pipeline registers



# Data path design <br> Reduced RISC-V data path (iii) 



## Data path design <br> Reduced RISC-V data path (iv)



## Data path design <br> lw instruction: IF stage

The lw load instruction takes 5 cycles using resources in all the stages


## Data path design <br> 1w instruction: ID stage

The lw load instruction takes 5 cycles using resources in all the stages


## Data path design <br> 1w instruction: EX stage

The lw load instruction takes 5 cycles using resources in all the stages


## Data path design

## lw instruction: MEM stage

The lw load instruction takes 5 cycles using resources in all the stages



## Data path design

## Iw instruction: WB stage

The lw load instruction takes 5 cycles using resources in all the stages

\# cycle | 1 | 2 | 3 | 4 | 5 |
| :--- | :--- | :--- | :--- | :--- |




## Data path design sw instruction: IF stage

The sw instruction takes 5 cycles without using the RF in the WB stage


## Data path design <br> sw instruction: ID stage

The sw instruction takes 5 cycles without using the RF in the WB stage


## Data path design

sw instruction: EX stage

The sw instruction takes 5 cycles without using the RF in the WB stage


## Data path design

sw instruction: MEM stage

The sw instruction takes 5 cycles without using the RF in the WB stage



## Data path design

sw instruction: WB stage

The sw instruction takes 5 cycles without using the RF in the WB stage

\# cycle | 1 | 2 | 3 | 4 | 15 |
| :--- | :--- | :--- | :--- | :--- |



## Data path design

 add-like instruction: IF stageThe add instruction takes 5 cycles without using the memory in the MEM stage


## Data path design <br> add-like instruction: ID stage

The add instruction takes 5 cycles without using the memory in the MEM stage




## Data path design add-like instruction: EX stage

The add instruction takes 5 cycles without using the memory in the MEM stage



## Data path design add-like instruction: MEM stage

The add instruction takes 5 cycles without using the memory in the MEM stage
add $\times 7, \times 3, \times 4$



## Data path design

add-like instruction: WB stage

The add instruction takes 5 cycles without using the memory in the MEM stage
add $\times 7, \times 3, \times 4$




## Data path design addi-like instruction: IF stage

The addi instruction takes 5 cycles without using the memory in the MEM stage


## Data path design

## addi-like instruction: ID stage

The addi instruction takes 5 cycles without using the memory in the MEM stage



## Data path design addi-like instruction: EX stage

The addi instruction takes 5 cycles without using the memory in the MEM stage


# Data path design <br> addi-like instruction: MEM stage 

The addi instruction takes 5 cycles without using the memory in the MEM stage


## Data path design addi-like instruction: WB stage

The addi instruction takes 5 cycles without using the memory in the MEM stage

\# cycle | 1 | 2 | 3 | 4 | 5 |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |

addi $\times 5, \times 6,7 \mathrm{IM}-\mathrm{RF}$


## Data path design <br> beq instruction: IF stage

The beq instruction takes 5 cycles without using the memory in the MEM stage or the RF in the WB stage
beq $\mathbf{x 1}, \mathbf{x} 0,16$


## Data path design <br> beq instruction: ID stage

The beq instruction takes 5 cycles without using the memory in the MEM stage or the RF in the WB stage
beq $\mathbf{x 1}, \mathbf{x 0 ,} 16$




## Data path design <br> beq instruction: EX stage

The beq instruction takes 5 cycles without using the memory in the MEM stage or the RF in the WB stage
beq $\mathbf{x 1}, \mathbf{x} 0,16$


## Data path design <br> beq instruction: MEM stage

The beq instruction takes 5 cycles without using the memory in the MEM stage or the RF in the WB stage
beq $\mathbf{x 1}, \mathbf{x} 0,16$


# Data path design beq instruction: WB stage 

The beq instruction takes 5 cycles without using the memory in the MEM stage or the RF in the WB stage
beq $\mathbf{x 1}, \mathbf{x} 0,16$


## Data path design <br> jal instruction: IF stage

The jal instruction takes 5 cycles
without using the RF in the ID stage, the ALU in the EX stage or the memory in the MEM stage


## Data path design <br> jal instruction: ID stage

The jal instruction takes 5 cycles
without using the RF in the ID stage, the ALU in the EX stage or the memory in the MEM stage


## Data path design jal instruction: EX stage

The jal instruction takes 5 cycles
without using the RF in the ID stage, the ALU in the EX stage or the memory in the MEM stage

 nstruction | memory |
| :---: |
| ס |

## Data path design <br> jal instruction: MEM stage

The jal instruction takes 5 cycles
without using the RF in the ID stage, the ALU in the EX stage or the memory in the MEM stage


## Data path design <br> jal instruction: WB stage

The jal instruction takes 5 cycles
without using the RF in the ID stage, the ALU in the EX stage or the memory in the MEM stage


## Data path design <br> Execution diagrams (i)

- An execution diagram allows visualizing the execution of a program in the pipeline:
- For a given cycle, it visualizes the instructions in execution, in which pipeline stage each of them is and the resources that are used.



## Data path design

## Execution diagrams (ii)

- Alternatively, it is common to use simplified execution diagrams that show, in each cycle, the stage in which each instruction is.


|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IW $\times 5,40(x 1)$ | IF | ID | EX | M | WB |  |  |
| sub $\times 6, \times 2, \times 3$ |  | IF | ID | EX | M | WB |  |
| add $\times 7, \times 3, \times 4$ |  |  | IF | ID | EX | $M$ | WB |

## Data path design <br> Simulation: 1st. cycle

lw $\mathbf{x 5}$, 40 (x1)


## Data path design <br> Simulation: 2nd. cycle

sub $\mathrm{x} 6, \mathrm{x} 2, \mathrm{x} 3$
lw $x 5,40(x 1)$


## Data path design <br> Simulation: 3rd. cycle

add $x 7, x 3, x 4$


## Data path design <br> Simulation: 4th. cycle



## Data path design <br> Simulation: 5th. cycle




## Data path design <br> Control signals



## Data path design <br> Control signals



## Controller design

## Connection with the controller



Pipeline registers are extended to transmit the control signals that are needed through the stages

## Pipelined processor

Connection of the clock and the reset


## Pipelined processor

## Full system structure



## Hazards

- In a pipelined processor, hazards may appear between the instructions that are executed simultaneously.
- These never happen in the single-cycle and multicycle processors because in those cases each instruction is executed after the previous one has ended.
- Types of hazards:
- Structural: an instruction needs a hardware resource that is being used by a previous instruction.
- Data: an instruction must read a data form a register that has not been written yet by a previous instruction.
- Control: the next instruction must be fetched from memory, but its address has not been decided/calculated yet by a previous branch instruction.


## Structural hazards

- This pipelined processor does not have structural hazards because:
- There are no shared resources.
- The PC can be incremented (IF stage), the effective address calculated (EX stage) and the branch condition checked (EX stage) simultaneously.
- Memory is split in two.
- Instructions (IF stage) and data (MEM stage) can be read simultaneously.
- The register file has a triple port.
- 2 registers can be read (ID stage) and 1 written (WB stage) simultaneously.
- All instructions go through the 5 stages.
- Adding inactive stages when needed to avoid hazards.



## Data hazards

- This pipelined processor has data hazards when executing an instruction that needs to read a register written by any of the 3 previous instructions.



## Control hazards

- This pipelined processor has control hazards when executing branch instructions, because the next instruction must be fetched:
- Before deciding if the branch is taken or not (beq instruction)
- Before having calculated the destination address, in the case the branch is taken (beq and jal instructions)


```
beq \(\mathrm{x} 5, \mathrm{x} 1, \mathrm{~L} 1\)
sub \(\times 6, x 2, x 4\)
or \(x 7, \times 5, x 2\)
L1: add \(\times 7, \times 3, \times 4\)
```



There is a control hazard because instructions are fetched

## Data hazards

## SW solution: inserting nop (i)

- They can be solved by software, inserting 1, 2 or 3 nop instructions between the instruction that writes the register and the one that reads it.



## Control hazards <br> SW solution: inserting nop (ii)

- They can be solved by software, inserting 2 nop instructions after each branch instruction.



## Data and control hazards

## SW solution: inserting nop (iii)

- The software solution has important disadvantages:
- It makes programming harder because it requires inserting nop instructions.
- The execution of each nop increases the execution time in 1 cycle.



## Data hazards HW solution: forwarding (i)

- There is a hardware solution that avoids this overhead given that:
- The sub instruction uses the ALU in cycle 3 to calculate the subtraction.
- The following instructions need the data in cycles 4,5 and 6 .
- The data is available since cycle 4, and therefore it can be forwarded without waiting to read it from the RF.
sub $\mathbf{x} 2, \mathrm{x} 1, \mathrm{x} 3$
and $\times 6, \times 2, x 4$


```
or \(\mathbf{x 7}\), \(\times 5\), \(\times 2\)
add \(\mathbf{x 8}, \mathbf{x} 2, ~ x 2\)
sw \(x 9,100(x 2)\)
or x7, x5, x2
add x8, x2, x2
sw x9, 100(x2)
```



## Data hazards <br> HW solution: forwarding (ii)

- Each hazard is solved in a different way:
- sub - and: signal paths are added to forward the data from the MEM stage to each of the ALU inputs (EX stage)



## Data hazards <br> HW solution: forwarding (ii)

- Each hazard is solved in a different way:
- sub - and: signal paths are added to forward the data from the MEM stage to each of the ALU inputs (EX stage)
- sub - or: signal paths are added to forward the data from the WB stage to each of the ALU inputs (EX stage)



## Data hazards <br> HW solution: forwarding (ii)

- Each hazard is solved in a different way:
- sub - and: signal paths are added to forward the data from the MEM stage to each of the ALU inputs (EX stage)
- sub - or: signal paths are added to forward the data from the WB stage to each of the ALU inputs (EX stage)
- sub - add: it is solved by writing the RF at the end of the clock cycle first half, so that it can be read in the second half.



## Data hazards HW solution: forwarding (iii)

- In the case a register can be forwarded from MEM and WB:
- It has to be done from the MEM stage, since this has the most recent value of the register causing the hazard.

- The $\mathbf{x 0}$ register is never forwarded:



## Data hazards <br> HW solution: forwarding (iv)

- In the simplified execution diagrams, forwarding is indicated as dependencies between stages:


Pipelined processor

+ forwarding: data path


FC-2


## Pipelined processor

Forwarding simulation: 3rd. cycle


## Pipelined processor

Forwarding simulation: 4th. cycle

$$
\text { add } \mathrm{x} 8, \mathrm{x} 2, \mathrm{x} 2
$$



## Pipelined processor

Forwarding simulation: 5th. cycle (1st. half)


## Pipelined processor

## Forwarding simulation: 5th. cycle (2nd. half)



## Pipelined processor <br> Forwarding unit

- The forwarding unit is a combinational circuit that controls the forwarding MUX so that the ALU can operate with data:
- Read from the RF and available in the ID/EX forwarding register.
- Available in pipeline registers of the following stages (EX/MEM or MEM/WB)
- In order to behave correctly, it must know:
- Rs1E: number of source register 1 of the instruction in the EX stage.
- Rs2E: number of source register 2 of the instruction in the EX stage.
- RdM: number of the destination register of the instruction in the MEM stage.
- BRwrM: whether the instruction in the MEM stage writes in the RF or not.
- RdW: number of the destination register of the instruction in the WB stage.
- BRweW: whether the instruction in the WB stage writes in the RF or not.


## Pipelined processor

+ Forwarding unit: control signals



## Pipelined processor

## + Forwarding unit: status signals



Pipelined processor

## + Forwarding unit



## Pipelined processor Forwarding unit design (i)

- A data must be forwarded to the input A of the ALU:
- From the MEM stage, if the destination register of the MEM stage (RdM) will be written (BRwrM) and coincides with the source register of the EX stage (Rs1E).


## Pipelined processor Forwarding unit design (i)

- A data must be forwarded to the input A of the ALU:
- From the MEM stage, if the destination register of the MEM stage (RdM) will be written (BRwrM) and coincides with the source register of the EX stage (Rs1E).
- From the WB stage, if the destination register of the WB stage (RdW) will be written (BRwrW) and coincides with the source register of the EX stage (Rs1E).
- This condition is only checked if the previous one is not met, because when the data can be forwarded from both stages, it has to be taken from the MEM stage.

ForwardA $\leftarrow$ if (
elsif(

BRwrM \& (Rs1E = RdM) ) then (10) BRwrW \& (Rs1E = RdW) ) then (01)

Forwarding from MEM
, Forwarding from WB

## Pipelined processor Forwarding unit design (i)

- A data must be forwarded to the input A of the ALU:
- From the MEM stage, if the destination register of the MEM stage (RdM) will be written (BRwrM) and coincides with the source register of the EX stage (Rs1E).
- From the WB stage, if the destination register of the WB stage (RdW) will be written (BRwrW) and coincides with the source register of the EX stage (Rs1E).
- This condition is only checked if the previous one is not met, because when the data can be forwarded from both stages, it has to be taken from the MEM stage.
- Register x0 is never forwarded because it has a constant value of 0 .
 elsif( $(\operatorname{Rs} 1 \mathrm{E} \neq 0)$ \& BRwrW \& (Rs1E = RdW) ) then ( 01 ) <.......... Forwarding from WB


## Pipelined processor Forwarding unit design (i)

- A data must be forwarded to the input A of the ALU:
- From the MEM stage, if the destination register of the MEM stage (RdM) will be written (BRwrM) and coincides with the source register of the EX stage (Rs1E).
- From the WB stage, if the destination register of the WB stage (RdW) will be written (BRwrW) and coincides with the source register of the EX stage (Rs1E).
- This condition is only checked if the previous one is not met, because when the data can be forwarded from both stages, it has to be taken from the MEM stage.
- Register x0 is never forwarded because it has a constant value of 0 .
- Otherwise, do not forward.

```
ForwardA < if ((Rs1E = 0) & BRwrM & (Rs1E = RdM)) then (10) <......... Forwarding from MEM
    elsif( (Rs1E = 0) & BRwrW & (Rs1E = RdW) ) then (01 ) <..........Forwarding from WB
    else (00) <......... Do not forward
```

- Same for the forwarding unit to the input B of the ALU
- Replacing RS1E with RS2E.


## Pipelined processor

## Forwarding unit design (ii)

```
ForwardA < if ((Rs1E = 0) & BRwrM & (Rs1E = RdM)) then (10)
    elsif( (Rs1E = 0) & BRwrW & (Rs1E = RdW) ) then (01 )
    else

\section*{Truth table}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& 0 \\
& \text { H } \\
& \underset{\sim}{\mu} \\
& \underset{\sim}{n}
\end{aligned}
\] & \(\underset{\substack { \sum \\ \begin{subarray}{c}{c{ \sum \\ \begin{subarray} { c } { c } } \\{\infty}\end{subarray}}{\substack{n}}\) &  &  & \[
\begin{aligned}
& \underset{\sim}{\mathbf{O}} \\
& \text { ¢ } \\
& \text { II } \\
& \underset{\sim}{u}
\end{aligned}
\] & ForwardA \\
\hline 0 & X & X & X & X & \(00{ }^{\text {(no forwarding) }}\) \\
\hline 1 & 0 & 1 & X & 0 & \(00^{\text {(no forwarding) }}\) \\
\hline 1 & 0 & 1 & X & 1 & \(01{ }^{\text {(WB forwarding) }}\) \\
\hline 1 & 1 & X & 0 & X & 00 (no forwarding) \\
\hline 1 & 1 & X & 1 & X & \(10^{\text {(MEM forwarding) }}\) \\
\hline
\end{tabular}

\section*{Pipelined processor Forwarding unit design (ii)}
\[
\begin{align*}
& \text { Forward } A \leftarrow i f((\operatorname{Rs} 1 E \neq 0) \& B R w r M \&(R s 1 E=R d M)) \text { then (10) } \\
& \text { elsif( ( Rs1E } \neq 0) \text { \& BRwrW \& (Rs1E = RdW) ) then ( } 01 \text { ) } \\
& \text { else }  \tag{00}\\
& \text { ForwardB } \leftarrow \text { if }((\operatorname{Rs2E} \neq 0) \& B R w r M \&(R s 2 E=R d M)) \text { then (10) } \\
& \text { elsif( }(\operatorname{Rs2E} \neq 0) \& B R w r W \text { \& }(\operatorname{Rs2E}=R d W)) \text { then ( } 01 \text { ) } \\
& \text { else }
\end{align*}
\]

Truth table
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\] & \[
\sum_{\substack { \infty \\
\begin{subarray}{c}{\infty{ \infty \\
\begin{subarray} { c } { \infty } }\end{subarray}}^{\substack{n}}
\] & \[
\underset{\substack{3\\}}{\substack{3}}
\] &  & \[
\begin{aligned}
& 3 \\
& \underset{\sim}{7} \\
& 11 \\
& \underset{\sim}{\prime \prime} \\
& \underset{\sim}{n}
\end{aligned}
\] & ForwardA \\
\hline 0 & X & X & X & X & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 0 & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 1 & \(01^{\text {(WB forwarding) }}\) \\
\hline 1 & 1 & X & 0 & X & 00 (no forwarding) \\
\hline 1 & 1 & X & 1 & X & \(10^{\text {(MEM forwarding) }}\) \\
\hline
\end{tabular}

Truth table
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& 0 \\
& \text { H } \\
& \underset{\sim}{N} \\
& N \\
& \mathbb{N}
\end{aligned}
\] &  & \(\underset{\substack { 3 \\ \begin{subarray}{c}{\infty{ 3 \\ \begin{subarray} { c } { \infty } } \\{\substack{3}}\end{subarray}}{\substack{1 \\ \hline}}\) &  &  & ForwardB \\
\hline 0 & X & X & X & X & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 0 & \(00{ }^{\text {(no forwarding) }}\) \\
\hline 1 & 0 & 1 & X & 1 & \(01^{\text {(WB forwarding) }}\) \\
\hline 1 & 1 & X & 0 & X & 00 (no forwarding) \\
\hline 1 & 1 & X & 1 & X & \(10^{\text {(MEM forwarding) }}\) \\
\hline
\end{tabular}

\section*{Pipelined processor Forwarding unit design (iii)}


Truth table
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\] &  &  &  &  & ForwardA \\
\hline 0 & X & X & X & X & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 0 & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 1 & 01 (WB forwarding) \\
\hline 1 & 1 & X & 0 & X & 00 (no forwarding) \\
\hline 1 & 1 & X & 1 & X & \(10^{\text {(MEM forwarding) }}\) \\
\hline
\end{tabular}

Truth table
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& 0 \\
& \underset{\sim}{*} \\
& \underset{\sim}{N} \\
& \underset{\sim}{n}
\end{aligned}
\] &  & \[
\underset{\substack{\mathbf{\infty}\\}}{\substack{3}}
\] &  &  & ForwardB \\
\hline 0 & X & X & X & X & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 0 & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 1 & 01 (WB forwarding) \\
\hline 1 & 1 & X & 0 & X & 00 (no forwarding) \\
\hline 1 & 1 & X & 1 & X & \(10^{\text {(MEM forwarding) }}\) \\
\hline
\end{tabular}

\title{
Pipelined processor Forwarding unit design (iv)
}


Truth table
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& 0 \\
& \underset{\sim}{H} \\
& \underset{\sim}{u}
\end{aligned}
\] & \[
\sum_{\substack{\begin{subarray}{c}{0} }} \\
{\substack{\infty}}\end{subarray}}
\] & \[
\begin{aligned}
& 3 \\
& \substack { 3 \\
\begin{subarray}{c}{0{ 3 \\
\begin{subarray} { c } { 0 } } \\
{\text { n }}
\end{aligned}
\] &  &  & ForwardA \\
\hline 0 & X & X & X & X & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 0 & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 1 & \(01^{\text {(WB forwarding) }}\) \\
\hline 1 & 1 & X & 0 & X & 00 (no forwarding) \\
\hline 1 & 1 & X & 1 & X & \(10^{\text {(MEM forwarding) }}\) \\
\hline
\end{tabular}

BRwrW


Truth table
\begin{tabular}{|c|c|c|c|c|c|}
\hline  & \[
\sum_{\substack{\begin{subarray}{c}{\infty} }} \\
{\substack{\infty}}\end{subarray}}^{\substack{ \\
\hline}}
\] & \[
\underset{\substack { 3 \\
\begin{subarray}{c}{0{ 3 \\
\begin{subarray} { c } { 0 } } \\
{\substack{0}} \\
{\hline}\end{subarray}}{ }
\] &  &  & ForwardB \\
\hline 0 & X & X & X & X & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 0 & 00 (no forwarding) \\
\hline 1 & 0 & 1 & X & 1 & \(01{ }^{\text {(WB forwarding) }}\) \\
\hline 1 & 1 & X & 0 & X & 00 (no forwarding) \\
\hline 1 & 1 & X & 1 & X & \(10^{\text {(MEM forwarding) }}\) \\
\hline
\end{tabular}

\section*{Data hazards}

\section*{HW solution: 1w hazard}
- There is a kind of data hazard that requires a special treatment:
- When a lw instruction loads a register that is read by the following instruction.

- The required data cannot be forwarded because:
- The lw instruction reads the data from memory in cycle 4.
- The following instruction needs that data in the same cycle.


\section*{Data hazards}

\section*{HW solution: 1w hazard, stalling (i)}
- The solution implies stalling the pipeline during one cycle in order to delay the instruction that requires the data, so that it can be forwarded.
- Cycle 3: and (in ID), the hazard is detected.


\section*{Data hazards \\ HW solution: 1w hazard, stalling (i)}
- The solution implies stalling the pipeline during one cycle in order to delay the instruction that requires the data, so that it can be forwarded.
- Cycle 3: and (in ID), the hazard is detected. Instructions and , or are stalled and a nop "bubble" is inserted in the EX stage.

and s6, s?, si
 To avoid the execution of and in the next cycles and prevent the update of \(\mathbf{x} 6\), the ID/EX register is deleted by inserting a "bubble"

To stall the IF stage, the PC is NOT loaded in cycle 3

\section*{Data hazards}

\section*{HW solution: 1w hazard, stalling (i)}
- The solution implies stalling the pipeline during one cycle in order to delay the instruction that requires the data, so that it can be forwarded.
- Cycle 3: and (in ID), the hazard is detected. Instructions and , or are stalled and a nop "bubble" is inserted in the EX stage.
- Cycle 4: Iw reads the data from memory; and, or resume.
and \(\mathrm{x} 6, \mathrm{x} 2, \mathrm{x} 4\)
or \(x 7, x 5, x 3\)

and we, w2,

<"-n-n-n-n". The "bubble" advances, leaving the EX stage inactive

The and , or instructions repeat in cycle 4 whatever they did in cycle 3:
- The ID stage reads the \(\mathbf{x} 2\) and \(\mathbf{x} 4\) registers
- The IF stage fetches the or instruction

\section*{Data hazards}

\section*{HW solution: 1w hazard, stalling (i)}
- The solution implies stalling the pipeline during one cycle in order to delay the instruction that requires the data, so that it can be forwarded.
- Cycle 3: and (in ID), the hazard is detected. Instructions and , or are stalled and a nop "bubble" is inserted in the EX stage.
- Cycle 4: Iw reads the data from memory; and , or resume.
- Cycle 5: the data is forwarded from the WB stage of 1w to the EX stage of and.


\section*{Data hazards}

\section*{HW solution: 1w hazard, stalling (i)}
- The solution implies stalling the pipeline during one cycle in order to delay the instruction that requires the data, so that it can be forwarded.
- Cycle 3: and (in ID), the hazard is detected. Instructions and , or are stalled and a nop "bubble" is inserted in the EX stage.
- Cycle 4: 1w reads the data from memory; and, or resume.
- Cycle 5: the data is forwarded from the WB stage of \(1 w\) to the EX stage of and.
- Next cycles: the pipeline behaves as expected.
- There is a one cycle penalty due to the lwhazard.

1w \(x 2,20(x 1)\)
and w, wn,


\section*{Data hazards}

HW solution: 1w hazard, stalling (ii)
- In the simplified execution diagrams, stalls are indicated marking the stages that are stalled ("bubbles" are implicit):

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & 1 & 2 & 3 & & 5 & 6 & 7.0* & 8 & 9 \\
\hline 1w \(\mathrm{x} 2,20(\mathrm{x} 1\) ) & IF & ID & EX & M & WB &  & & & \\
\hline and \(\mathbf{x 6}, \times 2, \times 4\) & & IF & IDs & ID & \(\checkmark\) EX & M & WB & & \\
\hline or \(\mathrm{x} 7, \mathrm{x} 5, \mathrm{x} 3\) & & & IFs & IF & ID & EX & M & WB & \\
\hline add \(\mathbf{x} \mathbf{8 , ~ x 2 , ~ x 2 ~}\) & & & & & \({ }_{8} \mathrm{IF}\) & ID & EX & M & WB \\
\hline
\end{tabular}

The next instruction is fetched after resuming and, or

\section*{Pipelined processor}
+1 whazard: data path


\section*{Pipelined processor}

\section*{Stall simulation: 3rd. cycle}
and \(x 6, x 2, x 4\) lw \(20(x 1)\)


\section*{Pipelined processor}

\section*{Stall simulation : 4th. cycle}


\section*{Pipelined processor}

Stall simulation : 5th. cycle (1st. half)


\section*{Pipelined processor}

\section*{Stall simulation : 5th. cycle (2nd. half)}


\section*{Pipelined processor}

\section*{Stall simulation : 6th. cycle}


\section*{Pipelined processor Hazard unit}
- The hazard unit is a combinational circuit that determines if the IF and ID stages of the pipeline have to be stalled, controlling whether:
- The PC and the IF/ID pipeline register have to be loaded or not.
- The ID/EX pipeline register must be deleted or not.
- In order to behave correctly, it must know:
- If there is a lw instruction in the EX stage.
- Checking if ResSrcE \(=\underline{0}\) and \(B R w r E=1\) (only lw meets this)
- RdE: number of the destination register of the lw instruction in the EX stage.
- Rs1D: number of source register 1 of the instruction in the ID stage.
- Rs2D: number of source register 2 of the instruction in the ID stage.

\section*{Pipelined processor}
+ Hazard unit: control signals


\section*{Pipelined processor}
+ Hazard unit: status signals


Pipelined processor

\author{
+ Hazard unit
}


\section*{Pipelined processor \\ Hazard unit design (i)}
- The pipeline must be stalled during one cycle due to a 1 w hazard if:
- There is a lw instruction in the EX stage
- Checking if ResSrcE = \(\underline{0}\) and \(\mathrm{BRwrE}=1\) (only lw meets this)

Stall \(\leftarrow\) if \(((\operatorname{ResSrcE}=\underline{0}) \& B R w r E\)

\section*{Pipelined processor \\ Hazard unit design (i)}
- The pipeline must be stalled during one cycle due to a 1 w hazard if:
- There is a lw instruction in the EX stage
- Checking if ResSrcE = \(\underline{0}\) and \(\mathrm{BRwrE}=1\) (only lw meets this)
- The destination register of the EX stage (RdE) coincides with one of the source registers of the ID stage (Rs1D and/or Rs2D).

Stall \(\leftarrow i f((\operatorname{ResSrcE}=\underline{0}) \& B R w r E \&((R s 1 D=R d E) \mid(R s 2 D=R d E)))\) then (1) < 1 ....... Stall the pipeline

\section*{Pipelined processor \\ Hazard unit design (i)}
- The pipeline must be stalled during one cycle due to a 1 w hazard if:
- There is a lw instruction in the EX stage
- Checking if ResSrcE = \(\underline{0}\) and \(\mathrm{BRwrE}=1\) (only lw meets this)
- The destination register of the EX stage (RdE) coincides with one of the source registers of the ID stage (Rs1D and/or Rs2D).
- Otherwise, the pipeline is not stalled.

Stall \(\leftarrow i f((\operatorname{ResSrcE}=\underline{0}) \& B R w r E ~ \& ~((R s 1 D=R d E) \mid(R s 2 D=R d E)))\) then \((1)<\cdots \cdots . .\). Stall the pipeline else

\section*{Pipelined processor \\ Hazard unit design (i)}
- The pipeline must be stalled during one cycle due to a 1 w hazard if:
- There is a lw instruction in the EX stage
- Checking if ResSrcE \(=\underline{0}\) and \(B R w r E=1\) (only lw meets this)
- The destination register of the EX stage (RdE) coincides with one of the source registers of the ID stage (Rs1D and/or Rs2D).
- Otherwise, the pipeline is not stalled.
- When a stall happens:
- Disable the load of the PC and the ID/IF pipeline register.
```

Stall <if((ResSrcE = O) \& BRwrE \& ((Rs1D = RdE)| (Rs2D = RdE)) ) then (1) <゙...... Stall the pipeline
else (0) <...Do not stall the
StallF }\leftarrow\mathrm{ Stall
StalID}\leftarrow\mathrm{ Stall

```

\section*{Pipelined processor \\ Hazard unit design (i)}
- The pipeline must be stalled during one cycle due to a 1 w hazard if:
- There is a lw instruction in the EX stage
- Checking if ResSrcE \(=\underline{0}\) and \(B R w r E=1\) (only lw meets this)
- The destination register of the EX stage (RdE) coincides with one of the source registers of the ID stage (Rs1D and/or Rs2D).
- Otherwise, the pipeline is not stalled.
- When a stall happens:
- Disable the load of the PC and the ID/IF pipeline register.
- Delete the ID/EX pipeline register.
```

Stall <if((ResSrcE = O) \& BRwrE \& ((Rs1D = RdE)| (Rs2D = RdE)) ) then (1) <....... Stall the pipeline
else (0) <...Do not stall the
StallF < Stall
StalID < Stall
FlushE \leftarrow Stall

```

\section*{Pipelined processor \\ Hazard unit design (ii)}


\section*{Data hazards}

\section*{HW solution: additional optimizations (i)}
- The proposed solution sometimes performs unnecessary stalls.
- When \(x 0\) is the destination register of the memory load.
- Since instructions as \(1 \mathrm{w} \times 0,20(\mathbf{x 1})\) are meaningless, it is not worth adding the hardware logic to handle these cases.
- When a lw instruction is followed by a sw instruction that stores the register loaded from memory by the former.
- It is a more common case because it is used e.g. to copy arrays.
- The data, available since cycle 5 , could be forwarded without stalling.


\section*{Data hazards}

\section*{HW solution: additional optimizations (ii)}
- To avoid the penalty in the \(1 \mathrm{w} \rightarrow\) sw case, it would be enough to:
- Add a MUX at the memory data input, so that forwarding could be performed from the WB stage to the MEM stage.
- Redesign the forwarding and hazard units.

Forwarding happens if: there is a lw instruction in the WB stage, a sw instruction in MEM and the destination register of the former coincides with the source register of the latter


ForwardM \(\leftarrow i f((\operatorname{ResSrcW}=\underline{0}) \& B R w r W\)
\& MemWrM
\& \((\operatorname{RdW}=\operatorname{Rs} 2 M)) \quad\) then
else
Stall \(\leftarrow\) if \(((\operatorname{ResSrcE}=\underline{0}) \& B R w r E\)


\section*{Data hazards}

\section*{HW+SW solution: code reordering}
- Given an assembly program, stalls due to data hazards by \(1 \mathbf{w}\) instructions are unavoidable by HW.
- But they can be avoided by reordering the code, so that a lw instruction is never followed by another one that uses the loaded register.
- This is one of the optimizations applied by the compilers.
direct compilation optimized compilation


2 stalls
0 stalls

\section*{Control hazards}

\section*{HW solution: stalling}
- One solution consists in stalling the pipeline during 2 cycles to delay fetching new instructions until the branch is decided.
- Cycle 2: beq (in ID), the control hazard is detected.
beq \(\mathbf{x 5}\), \(\mathbf{x 1}, \mathrm{L} 1\)
 sub \(\mathrm{x} 6, \mathrm{x} 2, \mathrm{x} 4\)

\section*{Control hazards \\ HW solution: stalling}
- One solution consists in stalling the pipeline during 2 cycles to delay fetching new instructions until the branch is decided.
- Cycle 2: beq (in ID), the control hazard is detected. The sub instruction is stalled and a nop "bubble" is inserted in the ID stage.


\section*{Control hazards \\ HW solution: stalling}
- One solution consists in stalling the pipeline during 2 cycles to delay fetching new instructions until the branch is decided.
- Cycle 2: beq (in ID), the control hazard is detected. The sub instruction is stalled and a nop "bubble" is inserted in the ID stage.
- Cycle 3: beq (in EX) decides the branch, but the hazard continues.


\section*{Control hazards \\ HW solution: stalling}
- One solution consists in stalling the pipeline during 2 cycles to delay fetching new instructions until the branch is decided.
- Cycle 2: beq (in ID), the control hazard is detected. The sub instruction is stalled and a nop "bubble" is inserted in the ID stage.
- Cycle 3: beq (in EX) decides the branch, but the hazard continues. The sub instruction remains stalled and another "bubble" is inserted.


\section*{Control hazards \\ HW solution: stalling}
- One solution consists in stalling the pipeline during 2 cycles to delay fetching new instructions until the branch is decided.
- Cycle 2: beq (in ID), the control hazard is detected. The sub instruction is stalled and a nop "bubble" is inserted in the ID stage.
- Cycle 3: beq (in EX) decides the branch, but the hazard continues. The sub instruction remains stalled and another "bubble" is inserted.
- Cycle 4: beq (in MEM), the appropriate instruction is fetched.


\section*{Control hazards \\ HW solution: stalling}
- One solution consists in stalling the pipeline during 2 cycles to delay fetching new instructions until the branch is decided.
- Cycle 2: beq (in ID), the control hazard is detected. The sub instruction is stalled and a nop "bubble" is inserted in the ID stage.
- Cycle 3: beq (in EX) decides the branch, but the hazard continues. The sub instruction remains stalled and another "bubble" is inserted.
- Cycle 4: beq (in MEM), the appropriate instruction is fetched.
- There is a penalty of two cycles per branch instruction.
beq \(\mathrm{x} 5, \mathrm{x} 1\), L1


Instructions and "bubbles" continue execution

\section*{Control hazards HW solution: branch prediction (i)}
- There is a better solution for beq instructions, which consists in predicting that the branch will not be taken.
- The beq instruction and the following ones are fetched as normal.
- When the branch address/decision is known (beq will be in the EX stage):
- If the branch is not taken, do nothing.
- If the branch is taken, the last 2 fetched instructions are flushed, inserting nop "bubbles" in the ID and EX stages.
- In the next cycle (beq will be in MEM), the appropriate instruction is fetched.
- There is a penalty of two cycles per taken branch instruction. No penalty if the branch is not taken.
- The opposite operation, i.e. , to predict that the branch is taken, is much more complex since this also requires to predict the destination address.

\section*{Control hazards}

\section*{HW solution: branch prediction (ii)}

> beq \(\times 5, \times 1, \mathrm{~L} 1\)
> sub \(\times 6, \times 2, \times 4\)
> or \(\times 7, \times 5, \times 2\)

sub \(x 6, x 2, x 4\)
or \(\mathbf{x 7}\), \(\mathbf{x 5}\), \(\mathbf{x} \mathbf{2}\)

\title{
Control hazards \\ HW solution: branch prediction (ii)
}
beq \(\mathbf{x} 5, \mathrm{x} 1, \mathrm{~L} 1\)


The beq instruction decides that it does not have to branch

sub \(x 6, \times 2, x 4\)
or \(\mathbf{x 7}\), \(\mathbf{x 5}\), \(\mathbf{x}\) 2

beq \(\mathbf{x} 5, ~ x 1, ~ L 1\)

mben, \(\because 2, \cdots 1\)

Ox \(\quad \therefore 7, \therefore 5, \therefore 2\)


Since the prediction was wrong, the sub, or instructions must be flushed: the IF/ID and ID/EX registers are deleted by inserting "bubbles"

\section*{Control hazards}

HW solution: branch prediction (ii)
beq \(\mathbf{x 5}\), \(\mathbf{x 1}\), L1
sub \(x 6, x 2, x 4\)

or \(\mathbf{x 7}\), \(\times 5\), \(\times 2\)

and \(\mathrm{x} 3, \mathrm{x} 1, \mathrm{x} 2\)
IM < -n............... The following instruction is fetched
beq \(\mathbf{x 5}\), \(\mathbf{x 1}\), L1

enb- 2 ,

Or \(\quad \div 7,-55\)
FC-2


The "bubbles" advance, leaving the ID and EX stages inactive

\section*{Control hazards}

HW solution: branch prediction (ii)
beq \(\mathbf{x} 5, \mathrm{x} 1, \mathrm{~L} 1\)


Instructions continue execution
beq \(\mathbf{x 5}\), \(\mathbf{x 1}\), L1

eub- \(\because 6, \pi 2, \cdots 4\)



Instructions and "bubbles" continue execution

\section*{Control hazards \\ HW solution: branch prediction (iii)}
- For jal instructions (which always branch), predicting that the branch is not taken is always wrong, but it is used because:
- The penalty is the same as stalling the pipeline.
- No additional logic to the one needed for beq is needed.
- Implicitly, this solves a special kind of data hazard.
- The jal instruction stores PC+4 in \(\mathbf{x} 1\) during the WB stage, a value that is not in the ALU and therefore it cannot be forwarded using the designed data path.
- Thanks to the 2 -cycle delay, the updated value of \(\mathbf{x 1}\) can be read from the RF.


\section*{Control hazards}

\section*{HW solution: branch prediction (iv)}
- In the simplified execution diagrams, the flushed instructions are marked explicitly:

\begin{tabular}{l|c|c|c|c|c|c|c|c|}
\hline & \(\mathbf{1}\) & \(\mathbf{2}\) & \(\mathbf{3}\) & \(\mathbf{4}\) & \(\mathbf{5}\) & \(\mathbf{6}\) & \(\mathbf{7}\) & \(\mathbf{8}\) \\
\hline beq \(\times 5, \times 1\), L1 & IF & ID & EX & M & WB & & & \\
\hline sub \(\times 6, \times 2, \times 4\) & & IF & ID & \(><\) & & & & \\
\hline or \(\times 7, \times 5, \times 2\) & & & IF & \(>\) & & & & \\
\hline L1: add \(\times 7, \times 3, \times 4\) & & & & IF & ID & EX & M & WB \\
\hline
\end{tabular}
+ branch prediction: data path


\section*{Pipelined processor}

\section*{Wrong branch prediction simulation: 3rd. cycle}
or \(\mathrm{x} 7, \mathrm{x} 5, \mathrm{x} 2\)


\section*{Pipelined processor}

\section*{Wrong branch prediction simulation: 4th. cycle}


\section*{Pipelined processor}

\section*{Wrong branch prediction simulation: 5th. cycle}


\section*{Pipelined processor \\ Extended hazard unit design (i)}
- The hazard unit is extended in order to flush the instructions in the IF and ID stages if a branch has to be taken:
- The IF/ID and ID/EX pipeline registers are deleted.
- In order to behave correctly, it must know:
- PCsrcE: it is only active if the instruction in the EX stage is a branch and it has to be taken.
```

Stall }\leftarrowif((\operatorname{ResSrcE = 0)\& BRwrE \& ((Rs1D = RdE)|(Rs2D = RdE)) ) then (1)
else
StallF }\leftarrow\mathrm{ Stall
StallD}\leftarrow\mathrm{ Stall
FlushE < Stall| PCsrcE <<...... The ID/EX pipeline register is deleted
FlushD < PCsrcE <<..... The IF/ID pipeline register is deleted

```

\section*{Pipelined processor}

\section*{Extended hazard unit design (ii)}


Pipelined processor
+ branch prediction: control signals

+ branch prediction: status signals


With full hazard management


\section*{Pipelined processor SW vs. HW hazard management}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Hazard type} & \multirow[t]{2}{*}{Involved instructions} & \multicolumn{2}{|c|}{Penalty (cycles)} & \multirow[t]{2}{*}{Implemented HW solution} \\
\hline & & SW & HW & \\
\hline Structural & (this does not exist) & - & - & - \\
\hline \multirow{4}{*}{Data} & add/i -like \(\rightarrow\) others & 1,2 or 3 & 0 & forwarding \\
\hline & lw \(\rightarrow\) add/i -like & 1, 2 or 3 & 1 & stall + forwarding (avoidable by code reordering) \\
\hline & 1w \(\rightarrow\) lw & 1, 2 or 3 & 1 & stall + forwarding (avoidable by code reordering) \\
\hline & lw \(\rightarrow\) sw & 1, 2 or 3 & 1 & stall + forwarding (avoidable by optimized forwarding) \\
\hline \multirow[b]{2}{*}{Control} & beq & 2 & 0 or 2 & branch prediction \\
\hline & jal & 2 & 2 & branch prediction \\
\hline
\end{tabular}

\section*{Pipelined processor \\ Cost and cycle time (CMOS 90 nm )}
\[
\begin{aligned}
& \text { area }= 77,018 \mu m^{2} \\
& t_{c l k}= 10.5 \mathrm{~ns} \\
& f_{c l k}= \frac{1}{t_{c l k}}=\frac{1}{10.5 \cdot 10^{-6} \mathrm{~s}}=95 \mathrm{MHz} \\
& \text { stage } \\
& \text { critical path } \\
& \hline \text { IF } 8,890 \mathrm{ps} \\
& \hline \text { ID } 1 / 2 \mathrm{t}_{\mathrm{clk}}+723 \mathrm{ps} \\
& \text { EX } \\
& \hline \text { MEM } 10,541 \mathrm{ps} \\
& 8,667 \mathrm{ps} \\
& \hline \text { WB } 1,122 \mathrm{ps} \\
& \hline \text { max. } 10,541 \mathrm{ps} \\
& \hline
\end{aligned}
\]

- Ideal pipelined CPI: without hazard penalty (CPI = 1).
\[
\begin{array}{ll}
C P I & =1 \\
t_{\text {exec }} & =10^{8} \cdot 1 \cdot 10.5 \mathrm{~ns}=1.05 \mathrm{~s} \\
\text { MIPS } & =10^{8} /\left(10^{6} \cdot 1.05 \mathrm{~s}\right)=95.2 \mathrm{Minst} / \mathrm{s}
\end{array}
\]

\section*{Pipelined processor Performance metrics}
- Given a program that executes \(10^{8}\) instructions (100 million) so that:
- \(25 \%\) of the instructions are \(1 w\)
- \(40 \%\) are followed by an instruction that needs the loaded value: 1-cycle stall.
- \(10 \%\) of the instruction are sw
- \(11 \%\) of the instructions are beq
- \(50 \%\) are taken branches: wrong prediction and 2 instructions are flushed.
- \(2 \%\) of the instructions are jal
- \(52 \%\) of the instructions are arithmetic-logic
- Actual pipelined CPI: with hazard penalty (CPI > 1).
- lw: \(1 / 2\) cycles, beq: \(1 / 3\) cycles, jal: 3 cycles, other: 1 cycle
\[
\begin{aligned}
& \text { CPI }=0.25 \cdot(0.6 \cdot 1+0.4 \cdot 2)<\cdots \ldots \ldots . . . . . . . . . . .1 \text { instructions } \\
& +0.10 \cdot 1 \text { <................... sw instructions } \\
& +0.11 \cdot(0.5 \cdot 1+0.5 \cdot 3) \ll \ldots . . . . . . . . . . . . . \text { beq instructions } \\
& +0.02 \cdot 3 \text { <゙........................ } \mathrm{jal} \text { instructions } \\
& +0.52 \cdot 1=1.25 \ll \ldots \ldots . . . . . . . . . . . . \text { Arithmetic-logic instructions } \\
& t_{\text {exec }}=10^{8} \cdot 1.25 \cdot 10.5 \mathrm{~ns}=1.31 \mathrm{~s} \\
& \text { MIPS }=10^{8} /\left(10^{6} \cdot 1.43 \mathrm{~s}\right)=76.2 \mathrm{Minst} / \mathrm{s}
\end{aligned}
\]

\section*{Comparison}

\section*{Reduced RISC-V: single-cycle vs. multicycle vs. pipelined}
- The pipelined processor is more expensive, but it has better performance
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Processor & \(\mathrm{t}_{\mathrm{clk}}(\mathrm{ns})\) & CPI & Cost \(\left(\mathrm{\mu m}^{2}\right)\) & \(\mathrm{t}_{\text {exec }}(\mathrm{s})\) & 个 cost & Speedup \\
\hline Single-cycle & 27.6 & 1 & 59,181 & 2.76 & 1 & 1 \\
\hline Multicycle & 9.8 & 4.14 & 65,626 & 4.06 & 1.12 & 0.68 \\
\hline Pipelined & 10.5 & 1.25 & 77,018 & 1.31 & 1.30 & 2.11 \\
\hline
\end{tabular}


A lw instruction executed in each processor


\section*{Advanced microarchitectures}

\section*{Superscalar processors}
- A superscalar processor contains several copies of the data path:
- It executes in parallel several instructions of the same program/thread.
- A superscalar processor with 2 ways:
- Has 2 ALUs, and the RF and the memory have duplicated ports.
- Fetches 2 instructions per cycle (ideal CPI = \(1 / 2\) ).

- The data/control hazard probability increases:
- To reduce it, it executes instructions in an order different from the one in which they are written in the program (out of order), making sure the result is correct

\section*{Advanced microarchitectures \\ Multicore processors}
- A multicore processor contains several copies of the full processor:
- It executes in parallel several instructions of different programs/threads.
- A dual core processor:
- Has 2 full pipelined processors that share the memory.
- Fetches 2 instructions per cycle (ideal CPI = 1/2).

- Each core may also be a superscalar:
- A dual core superscalar with 2 ways, fetches 4 instructions per cycle (ideal CPI = \(1 / 4\) ).

\section*{Advanced microarchitectures Intel processors}
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Microprocessor } & Year & \begin{tabular}{c}
\(\mathbf{f}_{\text {clk }}\) \\
\((\mathbf{M H z})\)
\end{tabular} & \# Stages & \# Ways & \begin{tabular}{c} 
Out of \\
order
\end{tabular} & \# cores \\
\hline 486 & 1989 & 25 & 5 & 1 & No & 1 \\
\hline Pentium & 1993 & 66 & 5 & 2 & No & 1 \\
\hline Pentium Pro & 1997 & 200 & 10 & 3 & Yes & 1 \\
\hline Pentium 4 Willamette & 2001 & 2000 & 22 & 3 & Yes & 1 \\
\hline Pentium 4 Prescott & 2004 & 3600 & 31 & 3 & Yes & 1 \\
\hline Core & 2006 & 3600 & 14 & 4 & Yes & 2 \\
\hline Core i7 Nehalem & 2008 & 3600 & 14 & 4 & Yes & \(2-4\) \\
\hline Core Westmere & 2010 & 3730 & 14 & 4 & Yes & 6 \\
\hline Core i7 Ivy Bridge & 2012 & 3400 & 14 & 4 & Yes & 6 \\
\hline Core Broadwell & 2014 & 3700 & 14 & 4 & Yes & 10 \\
\hline Core i9 Skylake & 2016 & 3100 & 14 & 4 & Yes & 14 \\
\hline Ice Lake & 2018 & 4200 & 14 & 4 & Yes & 16 \\
\hline
\end{tabular}

\footnotetext{
source: A.A. Patterson \& J.L. Hennessy, Computer Organization and Design, RISC-V Edition (2nd. edition). (2021)
}
- Cost calculation.
- Cycle time calculation. Technology


\section*{Cost and cycle time calculation 90 nm CMOS}

area: \(32 \times 29.49=944 \mu^{2}\) delay: \(32 \times 226=7,232 \mathrm{ps}\)

area: \(3,052 \mu \mathrm{~m}^{2}\) delay: \(\mathbf{8 , 3 6 0} \mathbf{~ p s}\)

area: \(32 \times 11.05=354 \mu \mathrm{~m}^{2}\) delay: 223 ps

area: \(202 \mu \mathrm{~m}^{2}\) delay: \(\mathbf{4 6 0} \mathrm{ps}\)

area: \(32 \times 23.04=737 \mu \mathrm{~m}^{2}\) delay: 250 ps

area: \(51,405 \mu \mathrm{~m}^{2}\) read delay: \(\mathbf{7 2 3} \mathbf{~ p s}\) write setup: 705 ps (due to the DEC address)

\section*{c.1.) Cost and cycle time calculation CMOS 90 nm}

Idealized behavior: delay comparable to the one of the ALU (so that it can be read in one clock cycle)


area: \(56 \mu^{2}{ }^{2}\)
delay: 490 ps

area: \(32 \times 11.05+32 \times 32.26=1386 \mu \mathrm{~m}^{2}\) CLK \(\rightarrow\) Q delay: 167 ps
setup: \(1 \times 223\) = 223 ps (due to the load MUX)

area: \(15 \mu \mathrm{~m}^{2}\) delay: 351 ps

\section*{Cost and cycle time calculation COS 90 nm}

area: \(96 \times 11.05+96 \times 32.26=4,158 \mu \mathrm{~m}^{2}\) CLK \(\rightarrow\) Q delay: 167 ps setup: \(1 \times 223=223\) ps (due to the load MUX)

area: \(105 \times 24.88=2,612 \mu \mathrm{~m}^{2}\)
CLK \(\rightarrow\) Q delay: 167 ps
setup: 0 ps

area: \(185 \times 32.26=5,968 \mu \mathrm{~m}^{2}\)
CLK \(\rightarrow\) Q delay: \(1 \times 167=167 \mathrm{ps}\)
setup: 0 ps

area: \(104 \times 24.88=2,588 \mu \mathrm{~m}^{2}\)
CLK \(\rightarrow\) Q delay: 167 ps
setup: 0 ps

Hazard

area: \(7 \mu^{2}\) delay: 171 ps


Cost calculation


\section*{Cycle time calculation}

IF stage: critical path


Cycle time calculation
ID stage: critical path


Cycle time calculation


Cycle time calculation
MEM stage: critical path


Cycle time calculation
WB stage: critical path


\section*{About Creative Commons}
- CC license (Creative Commons)
- This license enables reusers to distribute, remix, adapt, and build upon the material in any medium or format for noncommercial purposes only, and only so long as attribution is given to the creator. If you remix, adapt, or build upon the material, you must license the modified material under identical terms:

(i)
Attribution:
Credit must be given to the creator.
© Non commercial:
Only noncommercial uses of the work are permitted.
()

Share alike:
Adaptations must be shared under the same terms.
More information: https://creativecommons.org/licenses/by-nc-sa/4.0/```

